

High DR ADC for LHC

Sarthak Kalani

Last updated: 05/12/17






Status update


- DRE layout done
- Top level integration with chip: Almost done
- Only metal fill is left
- Simulations
 - Currently at schematic level
 - CERN requirements are met across process corners
 - Best performance
 - Met at TT27, not being met currently across corners.
 - Distortion is the main issue...

DRE block layout scheme



Channel area: 950 μm x 300 μm, Active area: 950 μm x 500 μm


Layout Status update



- Integration complete with Scan Chain, serializer, pads
- Waiting for SAR to complete. 3 pins to be connected.
- Metal fill to be done.

CERN requirements

• Just for reference. No results to be inferred here.



Simulation Results

- Simulation done at DRE block schematic level, with bondwires (4nH), outputs taken externally, loading with 2pF (single ended).
- Autoselect used in all simulations. Vfs = 1.6Vpp assumed. I = 12mA to 21mA


Input Freq	Input Amp (diffpp)	Ideal SNDR (for current architecture)	CERN SNDR required (including 10dB margin)	tt27	ss27	ff27	fs27	sf27
4.844M	0.2V	67dB	>52dB	66.76	59.62	<mark>65.99</mark>	<mark>66.97</mark>	<mark>66.78</mark>
	0.4V	73dB	>54dB	<mark>66.51</mark>	62.41	<mark>64.2</mark>	<mark>62.25</mark>	<mark>68.65</mark>
	0.8V	73dB	>58dB	68.88	<mark>65.55</mark>	53.28	<mark>63.52</mark>	<mark>70.57</mark>
	1.6V	73dB	>60dB	73.85	<mark>69.8</mark>	60.04	<mark>70.55</mark>	74.22
19.84M	0.2V	67dB	>52dB	<mark>66.86</mark>	<mark>57.27</mark>	<mark>66.01</mark>	66.62	66.42
	0.4V	73dB	>54dB	70.32	<mark>59.7</mark>	<mark>66.65</mark>	<mark>69.11</mark>	<mark>68.65</mark>
	0.8V	73dB	>58dB	67.77	<mark>66</mark>	<mark>53.91</mark>	<mark>63.44</mark>	<mark>70.03</mark>
	1.6V	73dB	>60dB	66.44	<mark>60.04</mark>	<mark>63.15</mark>	<mark>66.96</mark>	<mark>70</mark>


Next steps

- Working on a better version of Amplifier
- If I get better results for Aplifier by Monday (May 15th), will layout by May 18th, and verify by May 24th
- If not, will send the current version for tapeout.
- Meanwhile, simulations continue...


Backup Slides

Sampling network and Differential **Amplifier**





Miller Compensation Capacitor



Clock Generator, Comparator & CLU

